Inventors: Dr. Vipin Kizheppatt

The development of FPGA-based image processing IP cores for space applications involves designing and implementing hardware modules optimized for radiation tolerance, power efficiency, and reliability. Algorithms such as image compression and enhancement are implemented in RTL (Register Transfer Level) using HDLs like Verilog or VHDL.